



# World Scientific News

An International Scientific Journal

WSN 121 (2019) 31-39

EISSN 2392-2192

---

---

## Low Power PLL for Communication System

**Mohit Tyagi**

Department of Electronics & Communication Engineering,  
KIET Group of Institutions, Ghaziabad, India

E-mail address: [mohit.tyagi@kiet.edu](mailto:mohit.tyagi@kiet.edu)

### ABSTRACT

This paper presents the design aspects of low power digital PLL. The performance determining parameters of a digital PLL are lock range, capture range, jitter in generated output signal and power consumption. Its performance is mainly governed by two building blocks namely the voltage controlled oscillator (VCO) and phase detector. We have performed the complete analysis of phase noise and power consumption of current starved VCO, a novel D flip-flop based phase detector and transmission gate based charge pump. We have introduced a charge pump which is giving a remarkable reduction in reference spur. As PLL is used for many applications like as a frequency synthesizer, for clock deskewing, for jitter reduction, in FM radios so everyone demands a low cost low power highly integrated PLL design. Best efforts have been made to design a MOSFET based low power, low cost GHz range digital PLL. The main objective of this paper is to design a low power digital PLL which produces a very stable clock signal having jitter less than 1ps, power consumption less than 805uw, output frequency ranged from 0 to 380MHz at a supply voltage of 1.8V.

**Keywords:** phase frequency detector (PFD), phase locked loop (PLL), charge-pump (CP), True single phase clock (TSPC), low - power, low-jitters

### 1. INTRODUCTION

PLL is a very important block in almost every communication system. It is a tracking communication block in which output frequency is either equal to reference frequency or it is

integral multiple of input reference frequency in case when divider is used in feedback path. PLL has number of applications like performing phase modulation/demodulation, in FM radios, in transceiver design, for jitter and noise reduction, in frequency synthesis to generate new frequencies which are integral multiple of a single stable frequency which is conventionally generated by a crystal oscillator and its peculiar advantage is that the generated frequencies have the same stability as the reference frequency.

PLL technique for frequency synthesis is in practice from 1930's but that time it required a huge implementation cost. Now-a-days, we require to design a PLL having higher capture and lock ranges, lower design cost, low power consumption, low jitter and low noise.

In this paper the detailed and accurate analysis of PLL is carried out having a precharge type phase detector, transmission gates based charge pump, ring oscillator based VCO and second order loop filter. The circuit is simulated using CADENCE design tool.

## **2. LITERATURE REVIEW**

High speed and low power phase frequency detector (PFD) designed with modified TSPC using 19 transistors is given in [1]. A MEMS phase detector at X band based on MMIC technology and composed of a power integrator, power sensor is given in [2]. High voltage diode based charge pump using .35  $\mu\text{m}$  technology is given in. Interpolated VCO design for low bandwidth, low jitter using 45nm technology is given in [3-5].

## **3. THE PROPOSED PLL ARCHITECTURE**

The basic PLL architecture is given in figure 1. It consists a phase detector that compares the phase difference between the input reference signal and the VCO output, a low pass filter which removes high frequency component from error signal and a VCO whose output frequency is controlled by the input error signal.

In our proposed PLL architecture we have used MOSFETs to design every block so that the power consumption is reduced considerably.

The proposed design consists the following blocks:

- 1) Phase frequency detector with recharge technique (PFD).
- 2) Transmission gate based charge pump.
- 3) 15 inverter stages current starved VCO.
- 4) Programmable divider.
- 5) Second order loop filter.

The above building blocks used in PLL circuit under lock condition gives a stable output signal. The magnitude response of low pass filter determines the capture range of designed PLL and the output of VCO given as negative feedback to phase detector determines the Lock range. Using divider in feedback path we can generate integral multiple frequencies of single reference frequency at output [6-13].

### Inverter stage based VCO

VCO is an electronic circuit in which output frequency is controlled by input voltage. Conventionally varactor diode exhibits voltage variable capacitance which in turn leads to dependency of output frequency on input voltage, but to get the higher output frequency range with input controlling voltage at a high degree of stability, low noise and low power consumption we are using 15 inverter stages ring oscillator based VCO

We know the time period of generated square wave by ring oscillator is  $2 \cdot N \cdot T_{pd}$  where  $T_{pd}$  is propagation delay of each stage and  $N$  be the number of inverters in ring. So output frequency of generated wave is given by

$$f_{out} = \frac{1}{2NT_{pd}}$$

So to design a VCO this  $T_{pd}$  of each stage should vary with input voltage. The propagation delay  $T_{pd}$  of a single inverter is controlled by the voltage applied on that inverter. In our proposed design this is achieved by using current starved technique. VCO design is given in Figure 1.




Figure 1. Phase frequency detector

In our design we have used current starved controlling MOSFETS in alternate stages to get a proper swing of output voltage. NM1 is controlling NMOS its drain consists of cascade series of current starved PMOS and its source has cascade series of NMOS.

When input to NM1 is less than its threshold voltages it will be in cut-off as a result its drain will be at  $V_{dd}$  and source will be at ground due to this corresponding gate voltage of cascaded controlling MOSFETS will make them to offer high resistance in their respective stage due to which  $T_{pd}$  of all stages will be high and generated output frequency will be low. When input to NM1 is increased its resistance will decrease and a current will flow from  $V_{dd}$  to ground due to which the drain and source terminal voltage of NM1 will decrease and increase respectively due to which resistance of each starved MOSFETS will decreased and as a result the propagation delay of all stages will reduced and output frequency will increase correspondingly. So in this way we get a variable output frequency as a function of input control voltage.

### **Precharge phase detector**

Conventionally phase difference between any two sinusoidal signals can be found by using multiplier followed by a low pass filter but the phase detection range by this is very low with less accuracy. In our proposed design we have used two D-flip flops with a reset circuit to get accurate phase difference between two signals in terms of width modulated pulses [14-18].

### **Charge pump**

Charge pump is an electronic circuit which generates a controlling voltage proportional to width modulated pulses of precharge phase detector. This is a very important block in PLL architecture. Phase detector produces width modulated pulses corresponding to phase difference between reference and  $VCO_{out}$ , and corresponds to these modulated pulses charge pump generates a controlling voltage.

We have designed a transmission gate based charge pump. In the proposed architecture we have used 2 current sources , transmission gates which switches according to UP and Down signal given by phase detector and a output capacitor C. The proposed design is given in Figure 2

- When  $UP = 1$  and  $DOWN = 0$  ( $VCO_{out}$  is lagging behind ref.) then a charging current will flow into the capacitor C as given by current source  $I_1$  through transmission gate  $T_1$  and output voltage will increase which in turn makes VCO to oscillate at greater frequency.
- $UP = 0$  and  $DOWN = 1$  ( $VCO_{out}$  is leading ref.) then a discharging current flows from C to ground as  $I_2$  through gate  $T_2$  and output capacitor voltage will decrease correspondingly and so as VCO frequency

Transmission gates  $T_3$  and  $T_4$  provides a discharging path to current sources  $I_1$  and  $I_2$  When  $T_1$  and  $T_2$  are in off state respectively.




Figure 2. Charge pump

**Loop filter**

Loop filter is basically a low pass filter which removes the high frequency components from charge pump output. The magnitude response of loop filter determines the capture range of PLL. Second order filter is being used in our design consists of a series R-C branch in parallel to C. We know cut off frequency of passive filter is determined by the values of passive components used like resistors and capacitors.





Figure 3. Loop Filter


#### 4. SIMULATION AND RESULTS

We have designed and simulated all the building blocks required to design a PLL using gpdk180 library of CADENCE analog environment. The output follows the reference signal in 13.5 usec which is shown in Figure 4. In our proposed design maximum frequency which can be tracked is 380 Mhz. Using our design obtained jitter is less than 0.9 psec as we can see in eye diagram which is given in fig. 6. The average power consumption of our circuit is 802 uW. All the obtained parameters are tabulated in Table 1.

To obtain precise frequency tracking we have used 15 inverters in ring of starved voltage controlled oscillator (VCO). Low pass filter is designed with RC values as  $R1 = 10\text{ k}\Omega$ ,  $C1 = 200\text{ pf}$ ,  $C2 = 100\text{ pf}$ .



**Figure 4.** Output of PLL



**Figure 5.** Eye Diagram for calculation of jitter

**Table 1.** Output results

Parameter	Value
VDD	1.8 Volts
Technology	GSDK180 nm
Average Power	802 uW
Jitter	0.9 psec
Frequency Range	380 Mhz

## 5. CONCLUSIONS

Using proposed design the power consumption of digital PLL is reduced to less than 802 uW at a supply voltage of 1.8V. The maximum frequency which can be tracked by our design is 380M Hz. The jitter is reduced to less than 1ps. We have designed the phase detector using MOSFET based D flip-flop and charge pump is designed using transmission gates so by using all new digital blocks in our PLL we have reduced power to such an extent. The output swing range of VCO is increased using controlling starved MOSFETS in alternate stages inspite of using in all stages. By embedding some new digital techniques we are further working on its design to get a better output frequency range and jitter much lesser than what we got.

## ACKNOWLEDGMENT

The authors are thankful to Dr. Sanjay Sharma, Prof. & H.O.D KIET ECE department and Dr. Vibhav Sachan, Prof & Addl. H.O.D KIET ECE Department for providing the research environment in department and for establishing 25 licensed users CAD Lab in the department to carry out research work.

## References

- [1] Won - Hyo Lee, Jun - Dong Cho, Sung - Dae Lee, A High Speed and Low Power Phase-Frequency Detector and Charge – pump. Design Automation Conference, 1999. Proceedings of the ASP-DAC '99. Asia and South Pacific. DOI: 10.1109/ASPDAC.1999.760011
- [2] Hua, Di, Xiaoping Liao and Yongchang Jiao. A MEMS phase detector at X-band based on MMIC technology. 2009 IEEE Sensors (2009): 506-508. DOI: 10.1109/ICSENS.2009.5398287
- [3] Muhammad Adeel Ansari, Waqar Ahmad, Qiang Chen, Li-Rong Zheng, Diode Based Charge Pump Design using 0.35  $\mu\text{m}$  Technology. NORCHIP 2010. DOI: 10.1109/NORCHIP.2010.5669437
- [4] M. Young, The Technical Writer's Handbook. MillValley, CA: University Science, 1989. <https://doi.org/10.1002/mrd.1080250118>
- [5] Calogero Marco Ippolito ; Alessandro Italia ; Giuseppe Palmisano . An ultra low-power CMOS frequency synthesizer for low data-rate sub-GHz applications. 2010 Proceedings of ESSCIRC. DOI: 10.1109/ESSCIRC.2010.5619831
- [6] D. Duarte ; S. Hsu ; K. Wong ; M. Huang ; G. Taylor . Interpolated VCO design for a low bandwidth, low-jitter, self-biased PLL in 45 nm CMOS. IEEE Custom Integrated Circuits Conference 2010. DOI: 10.1109/CICC.2010.5617473
- [7] Maneatis, J. G. Low-jitter and process independent DLL and PLL based on self biased techniques. IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC (1996): 130-131. DOI:10.1109/JSSC.1996.542317
- [8] D. Birru, A novel delay-locked loop based CMOS clock multiplier. *IEEE Trans. Consumer Electron*, vol. 44, no. 4, pp. 1319-1322, Nov. 1998.



- [9] D. Birru. A novel delay-locked loop based CMOS clock multiplier. *IEEE Transactions on Consumer Electronics* Volume 44 Issue 4, Nov. 1998, 1319-1322. DOI: 10.1109/30.735832
- [10] Roland E. Best. *Phase-Locked Loops: Theory, Design, and Applications*. 2 nd Ed. New York, NY: McGraw - Hill, 1993. ISBN-13: 978-0079113863
- [11] Vaclav Valenta, Martine Villegas, Genevieve Baudoin. Analysis of a PLL Based Frequency Synthesizer using Switched Loop Bandwidth for Mobile WiMAX. 18th International Conference Radioelektronika, Radioelektronika 2008, Apr 2008, Prague, Czech Republic. ISBN: 978-1-4244-2087-2, 2008
- [12] Behzad Razavi, *Monolithic Phase-Locked Loops and Clock Recovery circuits: Theory and Design*. 508 pages, April 1996, Wiley-IEEE Press, ISBN: 978-0-7803-1149-7
- [13] Jan M. Rabaey, *Digital Integrated Circuits: A Design Perspective*, Prentice Hall, 1993.
- [14] G.R. Aiello, G.D. Rogerson. Ultra-wideband wireless systems. *IEEE Microwave Magazine* Volume: 4, Issue: 2 , June 2003, Page(s): 36 – 47. DOI: 10.1109/MMW.2003.1201597
- [15] M.M. Reja, Z. Hameed, K. Moez, S. Shamsadini, Compact CMOS IR-UWB transmitter using variable-order Gaussian pulse generator. *Electronics Letters*, vol. 49, no. 16, pp. 1038-1040, 2013.
- [16] Bonghyuk Park, Kwangchun Lee, Sangsung Choi, Songcheol Hong, "The design of integrated 0.13- $\mu\text{m}$  CMOS receiver for ultra-wideband systems", *Microwave and Optical Technology Letters*, vol. 52, pp. 841, 2010.
- [17] Hu Yonghong, Shielding box antenna for application in WUSB flash disk. *Microwave and Optical Technology Letters*, vol. 52, pp. 1633, 2010.
- [18] Raj Kumar, K. K. Sawant, Design of CPW-FEED inscribed square circular fractal antenna for UWB applications. *Microwave and Optical Technology Letters*, vol. 53, pp. 1079, 2011